盛群单片机简介.ppt

《盛群单片机简介.ppt》由会员分享，可在线阅读，更多相关《盛群单片机简介.ppt（59页珍藏版）》请在第壹文秘上搜索。

1、2023/3/29Introduction of Holtek HT-46series MCU2023/3/29ContentFamily of A/D Type MCUi.Cost-Effective A/D type MCUii.A/D type MCUiii.A/D with LCD type MCUiv.A/D with VFD type MCUDetail of HT46R24i.Features of HT46R24ii.Block Diagramiii.Function Description(ROM, RAM, Interrupt, I/O, Timer, Buzzer, Os

2、cillator, ADC, I2C, PWM, .)2023/3/29Cost-Effective A/D Type MCU2023/3/29A/D Type MCU2023/3/29A/D with LCD Type MCU2023/3/29Features of HT46R242023/3/29Block Diagram2023/3/29HT46X24 PIN ASSIGMENT2023/3/29Program ROM and Interrupt Vector2023/3/29RAM MAPPINGSpecial Purpose Data Memory General Purpose D

3、ata Memory 00h IAR0 10h TMR1L 20h HADR 01h MP0 11h TMR1C 21h HCR 02h IAR1 12h PA 22h HSR 03h MP1 13h PAC 23h HDR 04h BP 14h PB 24h ADRL 05h ACC 15h PBC 25h ADRH 06h PCL 16h PC 26h ADCR 07h TBLP 17h PCC 27h ACSR 08h TBLH 18h PD 28h PF 09h N.A. 19h PDC 29h PFC 0ah STATUS 1ah PWM0 0bh INTC0 1bh PWM1 0c

4、h TMR0H 1ch PWM2 0dh TMR0L 1dh PWM3 0eh TMR0C 1eh INTC1 0fh TMR1H 1fh N.A. 2ah . . . . 3fh N.A. 40h . . . . . . . . . . . . . . . ffh BANK 0 40h . . . . . . . . . . . . . . . ffh BANK 1 2023/3/2963 InstructionsArithmeticlADD, SUBIncrement & DecrementlINC, INCA, DECLogic OperationlAND, OR, XORRotatel

5、RR, RRC, RLData MovelMOVBit operationlSET, CLRTable ReadlTABRDC, TABRDLBranchlJMP, SZ, RET, RETIMiscellaneouslNOP, SWAP, HALT2023/3/29Arithmetic 2023/3/29Logic 2023/3/29Increment, Decrement, Rotate, Data Move, Bit Operation 2023/3/29Branch 2023/3/29Table Read ,Miscellaneous 2023/3/29Indirect Address

6、ingIndirect addressing Register:lIRA0,IRA1.Memory Pointers:lMP0,MP1.2023/3/29Status Register2023/3/29I/O Structure 2023/3/29InterruptInterrupt has priority issue.Once an interrupt subroutine is serviced, all the other interrupts will be block ( by cleaning the EMI flag).After the subroutine set the

7、“RETI”, the EMI will be set again.2023/3/29Interrupt control register2023/3/29Interrupt Scheme2023/3/29Timer/Event Counter 02023/3/29Timer/Event Counter 12023/3/29Timer Control Register 02023/3/29Timer Control Register 12023/3/293 modes available for the Timer/Counter 1.Timer Mode 2.Event Counter Mo

8、de 3.Pulse Width Mode 2023/3/294 steps to setup in the Timer Mode 1.Set to Timer Mode by writing 10 to TM1, TM0 2.Set the initial timer TMR value 3.Enable the corresponding interrupt by setting the ETI and EMI bit 4.Start the Timer by setting the TON bit of the TMRC 2023/3/295 steps to setup in the

9、Even Counter Mode 1.Set to Event Counter Mode by writing 01 to TM1, TM0 2.Select TE=1 to count on the falling edge or TE=0 to count on the rising edge 3.Set the Timer initial value into TMR 4.Enable the corresponding interrupt by setting the ETI and EMI bits 5.Start the Timer by setting the TON bit

10、in the TMRC register2023/3/295 steps to setup in the Pulse Width Measurement Mode 1.Set to Pulse Width Mode by writing 11 to TM1, TM0 2.Select TE=1 to measure a High Pulse Width and TE=0 to measure a Low Pulse Width 3.Set the Timer initial value, TMR, usually set to 0H for Pulse Width Measurements 4

11、.Enable the corresponding interrupt by setting the ETI and EMI bits 5.Start the Timer by setting the TON bit in the TMRC 2023/3/29Programmable Frequency Divider (PFD) and BuzzerPFD is pin shared with PA3(selected via configuration optional).Clock source of PFD is come from timer0 or timer1 overflow

12、signal (selected via configuration optional).PFD output is controlled by switch on/off PA3.2023/3/29Watchdog TimerThe watchdog timer is provided to prevent program uncontrollable .3 clock sources can be selected as watchdog timing source: (by configuration)lT1(fsys /4) ,32KHz RTC,WDT OSC output.lAt

13、HALT, only WDT OSC or RTC oscillator is still running.2023/3/29Watchdog RegisterIf watchdog timeout ,the system will be reset. The status bit “TO” will be set.There are two method of using software to clear watchdog timer (selected by configuration) :lOne instruction : CLR WDTlTwo instruction : CLR

14、WDT1, CLR WDT2 2023/3/29PWMPWM is Pulse Width Modulator. There are two modes 6+2 or 7+1 selected by configuration.User can change the duty cycle by softwarelby writing data to PWM0PWM3 special data register.PWM function can be controlled On/Off by software.lEnable PWM output : SET PD0lDisable PWM ou

15、tput : CLR PD0 2023/3/29PWM 6+2 Mode2023/3/29PWM 7+1 Mode2023/3/29Analog to Digital ConverterThe HT46R24 has a 10-bit ADC. ADC can be disabled by software.Max. 4 or 8 channels can input to the ADC.lChannels set in ADCR by softwareADC channels are pin-shared with Port B.lAs ADC input or Port B set in

16、 ADCR by softwareInput range is from 0 to VDD.Min. ADC clock period is 1 us.ADC sampling time is 32 ADC clocks.ADC convert time is 76 ADC clocks.Max. INL 1 LSB.2023/3/29ADC Convert Data RegisterADRL/ADRH are two registers to store the ADC convert data.2023/3/29A/D Convert Control Register2023/3/29A/D Convert Clock Source Register2023/3/29A/D Convert Timing Diagram2023/3/29I2C Bus InterfaceI2C bus is a bidirectional 2-wire serial interface.lSCL : serial clock pin.lSDA : serial data pin.I2C output